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Abstract—In this paper, we describe a method of identifying
a set of target crosstalk faults which may need to be tested in
synchronous sequential circuits. Our method classifies the pairs
of aggressor and victim lines, using topological and timing infor-
mation, to deduce a set of target crosstalk faults. In this process,
our method also identifies the false crosstalk faults that need not
(and/or cannot) be tested in synchronous sequential circuits. Ex-
perimental results for ISCAS’89 and ITC’99 benchmark circuits
show that the proposed method is CPU time efficient in obtaining
the reduced lists of the target crosstalk faults. Also, the lists of the
target crosstalk faults obtained by our method are substantially
smaller than the sets of all possible combinations of faults.
Index Terms—Crosstalk faults, lists of the target crosstalk faults,
synchronous sequential circuits.
I. INTRODUCTION
WITH the scaling of very large scale integrated (VLSI)feature size and increasing circuit complexity, testing for
crosstalk faults has become an important problem. Crosstalk is
caused by parasitic coupling between adjacent lines. Crosstalk
effects can be divided into two types: crosstalk-induced pulse
[1]–[4] and crosstalk-induced delay [2]–[4]. However, as far
as crosstalk-induced delays are concerned (the focus of this
paper), the existing literature has been limited only to the study
of crosstalk-induced delay faults in combinational circuits.
Crosstalk-induced delay is introduced due to a simultaneous,
or near simultaneous, transitions of an aggressor line and a
victim line. If transitions at both lines have the same direction,
their transition times are reduced, and the effective delay is
reduced (crosstalk delay-speedup). If the transitions at an
aggressor line and a victim line have opposite directions, the
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effective delay is increased (crosstalk delay-slowdown). We
refer to these faults as crosstalk-induced transition faults. These
unexpected changes in the signal propagation time can cause
faulty behavior and it is, therefore, necessary to generate tests
for the crosstalk-induced transition faults between aggressor
and victim lines. However, the set of all possible combinations
of aggressor lines and victim lines is very large and impractical
to deal with. For example, in the ISCAS’89 benchmark circuit
s38584, the total number of aggressor and victim line pairs is
over 400 million. It is clearly important to identify crosstalk-in-
duced transition faults that need to be tested, because certain
transition faults may not cause faulty behavior in sequential
circuits [9]. Kirkpatrick and his co-authors [7], [8] have pro-
posed using layout information from the physical design to
obtain the target crosstalk-fault list and derive tests for these
faults only. Additionally, they [7], [8] have proposed the use of
static timing analysis to compute delay and develop methods
of avoiding associated crosstalk faults during physical design.
Similarly, we use the potential correlation between logic design
and physical layout to deduce a target fault list for crosstalk
faults [12]. However, we believe that our paper [9] is the first
research paper in this area that addresses the issue of fault-list
reduction of crosstalk-induced transition faults in synchronous
sequential circuits. In our method, we identify signal-pairs that
should be included in the target crosstalk fault list, and also
identify classes of false crosstalk faults that cannot be tested
and/or need not be tested. This paper is an expansion of the
work presented in [9], and it contains fewer constraints and
more experimental results.
Two other methods [10], [11] have been proposed following
our work presented at the 2001 International Test Conference
[9]. In [10], a crosstalk target identification framework was pro-
posed that is composed of a set of extractors and filters which
together identify the target faults. In [11], a capacitive coupling
fault model and a crosstalk candidate reduction algorithm is pro-
posed. Both these methods rely heavily on the layout informa-
tion and are computationally expensive.
Methods for calculating crosstalk noise have also been pro-
posed (e.g., see [14] and [16]). In [16], the authors introduced
electrical parameters to calculate the maximum crosstalk noise
bound for combinational circuits. In [14], the authors introduced
a signal-switching method that is characterized by the set of
discontinuous switching windows to reduce the number of vi-
olations. These discontinuous switching windows can calculate
crosstalk noise more accurately, but the interconnect delay and
the gate delay are needed to calculate the number of noise vio-
lations.
0278-0070/$20.00 © 2005 IEEE
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Fig. 1. Testing of a crosstalk-induced transition fault in a sequential circuit.
Since our method, as proposed in this paper, does not need
detailed timing and layout information to identify the target
faults, our method is much faster. Thus, this method can help
reduce the design time and product time-to-market by starting
the test generation early in the design cycle. Also, we believe
that the method proposed in this paper can be used to identify
crosstalk and noise related weaknesses of the design in the early
design stages. Finally, the aggressor–victim pairs identified by
our method can be provided to placement and routing tools to
perform the noise-aware placement and/or routing during phys-
ical design.
The four fundamental contributions of this paper are: 1) it
demonstrates that the number of all possible crosstalk-induced
transition faults in a circuit is very large; 2) it proposes a method
to reduce the number of candidate faults using structural and
timing information based on the logic-level implementation; 3)
it provides a theoretical foundation to identify crosstalk-induced
transition faults that cannot occur using idealized assumptions
about the operation of a synchronous sequential circuit (this is
akin to identifying structurally redundant faults in a circuit); and
4) it demonstrates that the method obtains a reduced list of target
crosstalk faults in a relatively small processing time.
This paper is organized as follows. In Section II, we de-
scribe the test environment and the theoretical foundation.
In Section III, we propose a method for identifying target
crosstalk faults and describe an algorithm for obtaining the
target fault list. In Section IV, we present experimental results
on ISCAS’89 and ITC’99 benchmark circuits to evaluate our
method. Finally, we conclude the paper in Section V.
II. TEST ENVIRONMENT AND THEORETICAL FOUNDATION
A. Test Environment and Definitions
The test environment that will be used to test crosstalk-in-
duced transition faults in synchronous sequential circuits is as
follows. We assume that only a single crosstalk-induced transi-
tion fault [2]–[5] can be present in a circuit, because the purpose
of our study is to generate a target fault list for test generation.
This assumption is akin to the single fault model presently used
in literature for testing different classes of faults with ample em-
pirical and theoretical justification.
A crosstalk-induced delay is caused between an ag-
gressor and a victim line. Aggressor lines are denoted as
and victim lines are denoted
as . A crosstalk-induced delay
between an aggressor line and a victim line is denoted as
, where .
A rising (falling) transition at an aggressor line and a victim
line are denoted as and , respectively. Further,
to denote a transition that can be either or , we will use the
symbol .
We use the slow–fast–slow clock method [6] to test crosstalk-
induced transition faults caused by in sequential cir-
cuits (please refer to Fig. 1). In Fig. 1, the sequential circuit is
expressed as an iterative array model. A block represents com-
binational logic; the left input of a block is the present state
with the right output being the next state. The input at the top
of each block represents the primary inputs, while the output at
the bottom represents primary outputs. In this method, the ini-
tialization and propagation tests are applied under slow clocks.
During the slow clock, we do not consider the effect of a tran-
sition fault. During the transition tests, is applied under the
slow clock and is applied at a rated clock (or fast clock).
Provided the conditions to excite the fault exist (i.e., a neces-
sary signal change occurs at an aggressor line ), in this model
a crosstalk-induced transition fault on a victim line during a
transition test (i.e., time frame ) will excite the fault.
Further, the effect of a crosstalk-induced transition fault may
appear at a , or may be captured at one or more of the
next state output(s) of the block and will have to be propagated
using slow clocks. The above discussion, as well as the study
of crosstalk-induced transition faults in combinational circuits
reported in [2]–[5], leads to the following necessary conditions
to test crosstalk-induced transition faults in sequential circuits.
Condition 1: Excitation of a Crosstalk-Induced Transition
Fault [2]–[5]: It has been demonstrated in [2]–[5] that
are induced only if and occur at appropriate times. Let
us consider the time frame . Let the transition time at an
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aggressor line be , and let the transition time at the victim
line be . A is induced at the line provided
unit delays unit delays
where is 1 or more unit delays and
unit delays unit delays is called the
timing window. The transitions must be limited to this
window to cause slowdown or speedup on the line . From
experimental results, the authors in [2]–[5] demonstrated that
and change must occur within one or two unit delays
to excite slowdown or speedup effect. Further, if and
have the same direction (i.e., both or both ), then the
effective delay is said to be reduced (crosstalk delay-speedup)
and if and have the opposite directions, the effective
delay is said to be increased (crosstalk delay-slowdown).
Condition 2: Capturing the Crosstalk-Induced Transition
Fault: If a , which is affected by the crosstalk-induced
delay, arrives at the fanin of a flip-flop after the normal
clock-edge, then only an incorrect value can be captured in the
flip-flop.
Condition 3: Observing the Crosstalk-Induced Transition
Fault at a Primary Output (PO): If the incorrect value caused
by the crosstalk-induced transition fault propagates to at least
one primary output, then the incorrect value is observed at the
primary output.
Condition 1 must be satisfied for a crosstalk-induced transi-
tion fault to be excited. The resulting fault effect may appear at
a PO in the same time frame in which case the transition fault is
detected. Alternatively, both conditions 1 and 2 must be satisfied
when one or more incorrect values are captured in a flip-flop (or
more than one flip-flop), denoted as in Fig. 1 at timeframe
. In this case, Condition 3 must also be satisfied to prop-
agate the fault effect to a PO of a later time frame. Thus, for
the generation of fault lists, we need to focus on the time frame
.
The test environment shown in Fig. 1 may appear similar to
that of testing for delay faults. However, there are important
differences while testing for crosstalk-induced transition faults;
these differences primarily lie in the conditions for exciting the
crosstalk-induced transition faults. Therefore, in our method for
fault list reduction, we focus on checking the conditions re-
quired to excite a crosstalk-induced transition fault between an
aggressor and victim line.
Additionally, to help reduce the fault list further, conditions
that are required for propagation of a transition fault along a path
can be borrowed from conventional test generators; however,
these methods are not used in this paper.
Definition 1: A crosstalk-induced transition fault is a false
crosstalk fault if it is unexcitable or if it need not, and/or cannot,
be tested.
For the purpose of this paper, unexcitable faults are those
faults which do not satisfy Condition 1. For certain excitable
faults, the transition fault can be excited and propagated to a
fanin of a flip-flop or a primary output, but the incorrect value
cannot be captured in a flip-flop, nor can it be observed at a pri-
mary output when a normal clock-edge occurs. We refer to these
transition faults as the faults that need not be tested.
Fig. 2. Classification of crosstalk-induced transition faults.
Definition 2: A crosstalk-induced transition fault that may
need to be tested is called a target crosstalk fault.
Fig. 2 shows the classification of the crosstalk-induced tran-
sition faults in sequential circuits. The false crosstalk faults are
faults that belong to sets a and b in Fig. 2. The target crosstalk
faults are faults that belong to set c in Fig. 2.
B. Theoretical Foundation
Before providing the theory and methods for fault-list reduc-
tion, we state our assumptions.
Assumption 1: We assume that clock-skew is not present,
and that all flip-flops are positive edge triggered flip-flops.
Assumption 2: The clock cycle of the circuit is determined
by the delay of the structurally longest path in the circuit.
Assumption 3: A crosstalk-induced delay on a is excited
if the occurs within the timing window of a [2]–[5].
Assumption 4: We use the unit delay model, where each gate
is assumed to have the same delay. This model specifies the in-
terval between the time at which the inputs to the gate change
and the time the output changes. No delay is assumed for inter-
connects [15].
Assumption 5: The size of extra delay caused by the
crosstalk-induced delay is one unit delay.
Assumption 6: The sum of the setup and hold times of the
flip-flop is one unit delay.
Definition 3: An edge of the clock on which the flip-flops do
not latch data is called the ineffective clock edge.
Note that for a positive (negative) edge trigger design, the
falling (rising) edge is the ineffective clock edge. However, the
studies carried out in this paper correctly account for the faults
that may be caused by the ineffective clock edge.
The candidate and are the clock-lines, primary inputs,
and gate outputs. For simplicity, we refer to the primary in-
puts and the gate outputs as “lines” and clock signals as “clock-
lines”. The interaction between and are divided into the
following four cases and these cases are also shown graphically
in Fig. 3.
Case 1) and are lines.
Case 2) is a line and is a clock-line.
Case 3) is a clock-line and is a line.
Case 4) and are clock-lines.
TAKAHASHI et al.: REDUCING THE TARGET FAULT LIST OF CROSSTALK FAULTS IN SYNCHRONOUS SEQUENTIAL CIRCUITS 255
Fig. 3. Examples of four cases for crosstalk-induced transition faults. (a) Example of Case 1. (b) Example of Case 2. (c) Example of Case 3. (d) Example of
Case 4.
Next, we describe the target crosstalk faults and the false
crosstalk faults for each case listed above. We will describe all
the formal and theoretical results assuming the victim lines are
lines that are included in the longest (critical) path. However,
this condition is relaxed in the algorithm implementation; there-
fore, the experimental results in Section IV are presented even
when the victim line is not on the longest path.
Case 1) and are lines.
Lemma 1: If a is such that the crosstalk-induced tran-
sition fault is caused by crosstalk delay-speedup, then the in-
correct value cannot be captured at any flip-flop or any primary
output by the normal clock-edge.
Lemma 2: If a transition that propagates along a longest path
is affected by the crosstalk delay-slowdown, then the incorrect
value may be captured at a flip-flop or a primary output by the
normal clock-edge.
Lemma 3: If a is not included in any longest path, the tran-
sition that is affected by crosstalk delay-slowdown must arrive
at a fanin of a flip-flop or a primary output before the correct
clock-edge.
From Lemmas 1 and 2, the following theorem holds for
crosstalk-induced transition faults that may need to be tested in
sequential circuits.
Theorem 1: For every , which is included in a longest path,
the crosstalk-induced transition fault caused by crosstalk delay-
slowdown between the and all other lines in the circuit are
target crosstalk faults in a sequential circuit.
From Lemma 3, we can deduce the following theorem to
identify the crosstalk-induced transition faults that need not be
tested in sequential circuits.
Theorem 2: For every in the circuit and every which is
not included in any longest path, the crosstalk-induced transition
fault caused by is a false crosstalk fault.
Case 2) is a line and is a clock-line.
Lemma 4: If is a line and is a clock-line, then
this cannot satisfy the Condition 1 for exciting the
crosstalk-induced transition fault because would cause a
delay on the ineffective clock edge with no degradation to the
circuit performance.
Lemma 4 leads to the following theorem, which identifies
the crosstalk-induced transition faults that cannot be tested in
sequential circuits.
Theorem 3: If is the line and is the clock-line, the
crosstalk-induced transition fault caused by in Case 2
Fig. 4. Explanation of Lemma 5.
Fig. 5. Excitation and capture of crosstalk-induced speedup at clock line.
is a false crosstalk fault which is an unexcitable fault in a se-
quential circuit.
Case 3) is a clock-line and is a line.
Lemma 5: The ineffective clock edge can be an aggressor to
a gate line included in the longest path.
Fig. 4 is used to explain Lemma 5. In Fig. 4, a victim line is a
line that is included in the longest path and an aggressor line is
256 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 24, NO. 2, FEBRUARY 2005
Fig. 6. Example of the transition times of each line.
a clock line. If a rising transition at a victim line and the ineffec-
tive clock edge occur simultaneously, or near simultaneously, a
crosstalk delay-slowdown may occur at the victim line. Lemma
5 in this paper covers this situation.
From Lemma 5, we can deduce the following theorem to
identify the crosstalk-induced transition faults that may need to
be tested in sequential circuits.
Theorem 4: For every which is included in the longest
path, the transition fault caused by crosstalk delay-slowdown
between the and the ineffective edge of the aggressor clock
lines are target crosstalk faults in a sequential circuit.
Case 4) and are the clock-lines.
Lemma 6: If a transition is propagated along a longest path
that arrives at a fanin of a flip-flop, then the incorrect value is
captured by the clock-edge affected by crosstalk delay-speedup.
From Lemma 6, the following theorem holds on the crosstalk-
induced transition faults in sequential circuits.
Theorem 5: The crosstalk-induced transition fault caused
by crosstalk delay-speedup between a clock-line and a victim
clock-line of a flip-flop whose fanin is included in a longest
path is a target crosstalk fault.
Fig. 5 shows an example of the excitation and the capturing
of a crosstalk-induced transition fault at the clock-line of FF1.
In this example, clock-edges at clock-lines of FF1 and FF2 have
the same direction, and the crosstalk delay-speedup is excited.
A fanin of FF1 is included in a longest path. The transition at
the fanin of FF1 does not arrive before the speedup clock ar-
rives at FF1 because the transition of fanin of FF1 is propagated
along longest path. Therefore, FF1 captures the faulty value 0.
Note that we do provide the conditions for checking whether or
not a fault effect that is captured in a flip-flop propagates to a
primary output. Therefore, the target fault list may include the
crosstalk-induced transition faults that do not satisfy Condition
3 of Section II-A.
III. IDENTIFICATION OF TARGET CROSSTALK FAULTS
Based on the theorems in Section II-B, in this section we de-
rive the conditions for the target crosstalk faults that need to be
tested. If a crosstalk-induced transition fault caused by
Fig. 7. Timing windows of a and v .
does not satisfy the condition of a target fault, then we deter-
mine the crosstalk-induced transition fault as a false crosstalk
fault. We then propose a method for checking whether or not
the crosstalk-induced transition fault caused by satis-
fies the conditions of the target crosstalk faults.
From the discussion in Section II-B, we consider the condi-
tions for the target crosstalk faults for Cases 1, 3, and 4 as well
as the condition for the false crosstalk faults for Case 2; these
are given below.
Case 1) and are lines. A crosstalk-induced transition
fault caused by is a target crosstalk fault if the fol-
lowing conditions are satisfied.
C1) must be included in a longest path.
C2) The relationship between and satisfies the
following inequality:
unit delays unit delays
Case 2) is a line and is a clock-line: cannot
satisfy the condition for exciting a crosstalk-induced transi-
tion fault because would cause a delay on the ineffective
clock edge with no degradation to the circuit performance.
Case 3) is a clock-line and is a line. A crosstalk-induced
transition fault caused by is a target crosstalk fault
if the following conditions are satisfied.
C3) must be included in a longest path.
C4) The relationship between and satisfies the
following inequality:
unit delays unit delays
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Fig. 8. Example of the target crosstalk fault of Case 1.
Case 4) and are clock-lines. A crosstalk-induced tran-
sition fault caused by is a target crosstalk fault if the
following condition is satisfied.
C5) The fanin of the flip-flop with the victim clock-line is
included in a longest path.
Described next in our method, we consider both the topolog-
ical and the timing information. For timing information, we cal-
culate the latest transition time and the earliest transition time
at each line. We then find the lines included in longest paths by
using the topological and timing information.
In this paper, we use the unit delay model as we do not have
accurate delay information. Under the unit delay model, all gate
delays are the same irrespective of their type and input condi-
tion. If accurate timing information is available, we believe that
the proposed method can easily take into account this delay in-
formation.
The latest and earliest transition times are defined as follows.
Definition 4: The latest transition time at a line is the max-
imum delay on any path from any primary input or the output
of a flip-flop to this line.
The latest transition time is recursively calculated for a line
L using the following equations.
1) Line is a primary input:
latest transition time for 1 unit delay
2) is an output of gate having n inputs :
latest transition time for
latest transition time for
delay of gate
3) Line is a fanout branch:
latest transition time for
latest transition time for the fanout stem
4) Line is an output of a flip-flop:
latest transition time of unit delay
Definition 5: The earliest transition time at a line is the min-
imum delay on any path from any primary input or the output
of a flip-flop to this line.
The earliest transition time is recursively calculated for a line
using the following equations.
1) Line is a primary input:
earliest transition time for unit delay
2) is an output of gate having inputs
earliest transition time for
earliest transition time for
delay of gate
3) Line is a fanout branch:
earliest transition time for
earliest transition time for the fanout stem
4) Line is an output of a flip-flop:
earliest transition time for 1 unit delay
Using the rules given above, the earliest and latest tran-
sition times are calculated for each line. An example
of the earliest and latest transition times for all lines in
a circuit is shown in Fig. 6; this example assumes that
all gates have unit delay. In our study, the aggressor
line has a timing window of earliest latest .
Similarly, the victim line also has a timing window of
latest unit delays latest unit delays ,
and the value of between the and the is assumed to
be one or two unit delays. This assumption is justified by the
experimental results reported in [2]–[5].
In order to identify the target faults, we check whether the
timing window at overlaps with the timing window at .
Fig. 7 shows an example of timing windows of an aggressor
and victim line.
In [14], signal switching that is characterized by the set of
discontinuous switching windows is introduced to calculate
a more accurate effect of crosstalk-induced delay. The delay
model in [14] consists of the interconnect and gate delays.
258 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 24, NO. 2, FEBRUARY 2005
Fig. 9. Example of the target crosstalk fault of Case 4.
TABLE II
ITC BENCHMARK CIRCUIT GENERAL INFORMATION
The method proposed in this paper can easily incorporate
discontinuous switching windows provided the accurate delay
information is available.
The proposed method consists of two phases, and is relatively
fast in obtaining the lists of target faults because the method
uses structure and timing information based on the logic-level
implementation. Procedures for implementing Phases 1 and 2
are described below.
[Procedures for identifying target crosstalk faults]
Phase 1:
Step 1) Calculate the earliest and latest transition times at
each line.
Step 2) Identify the longest paths in the circuit using the
maximum value of the latest transition time.
Step 3) Identify the lines that are included in the longest
paths by using the latest transition time and the topological in-
formation. Add these lines to the set of victim lines .
TABLE I
ISCAS BENCHMARK CIRCUIT GENERAL INFORMATION
Phase 2:
Step 1) Select a from the and remove from .
Step 2) Compare the timing window of the selected , as
well as the earliest and the latest transition times of other gate
outputs. If the timing window earliest latest
of overlaps with the timing window latest
1 unit delay latest 1 unit delay of , then add
the crosstalk-induced transition fault caused by the selected
to the list of the target crosstalk faults.
TAKAHASHI et al.: REDUCING THE TARGET FAULT LIST OF CROSSTALK FAULTS IN SYNCHRONOUS SEQUENTIAL CIRCUITS 259
TABLE III
ISCAS EXPERIMENTAL RESULTS FOR IDENTIFYING TARGET FAULTS ( = 1 UNIT DELAY)
Step 3) If the is not empty, then go to Step 1.
Step 4) Identify the clock-line of each flip-flop whose fanin
line is included in the longest path(s). These clock-lines be-
long to the set of V-lines .
Step 5) Add the pair ( and other clock-line) to the list of
the target crosstalk faults.
Example: We illustrate the proposed method by using the
sequential circuit shown in Figs. 8–9 for the following scenarios.
1) By using Phase 1, we generate . We identify the
longest paths in the circuit. Add gate outputs C, E, H, K,
L, N, and P in Fig. 8, which are included in the longest
paths, to the .
2) In Phase 2, we select the line as a from the
. Note that the original calculated timing
window of is (equal to both and ), but
the victim timing window is (from latest
unit delay latest unit delay ).
3) We now check the crosstalk-induced transition fault
caused by as shown in Fig. 8. Because the
timing window earliest latest at
line (aggressor line) overlaps with the timing window
latest latest
unit delay at line (victim line), we add the
crosstalk-induced transition fault caused by to
the list of the target crosstalk faults.
4) In Phase 2, we consider line as a from the .
5) We check the crosstalk-induced transition fault
caused by (See Fig. 8). Because the timing
window earliest latest at
line (aggressor line) does not overlap with the
timing window latest unit delay
latest unit delay at line (victim
line), this pair is a false crosstalk fault. Therefore, the
crosstalk-induced transition fault caused by is
not added to the list of target crosstalk faults.
6) In Phase 2, the pair of clock lines of FF1 and FF2 is added
to the list of the target crosstalk faults, because a fanin line
of FF1 is included in the longest path. (See Fig. 9.)
IV. EXPERIMENTAL RESULTS
We implemented the procedure for identifying target
crosstalk faults in sequential circuits in C code to run on Sun
Ultra 10 workstation with 440-MHz CPU. We conducted the
following experiments on ISCAS’89 and ITC’99 benchmark
circuits.
Experimental results for ISCAS circuits are shown in Tables I,
III, IV, and V. Our experiments include results for 1 unit
delay and 2 unit delay timing windows of the victim line.
Note that the value of is expected to be one or two units,
as discussed in this paper earlier, and as observed by the re-
searchers in [2]–[5]. Further, in this paper we also considered
“almost longest paths” to estimate the growth of the number of
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TABLE IV
ISCAS EXPERIMENTAL RESULTS FOR IDENTIFYING TARGET FAULTS ( = 2 UNIT DELAYS)
target faults that belong to Cases 1, 3, and 4. Similar results are
given for ITC benchmark circuits in Tables II and VI.
A. Experimental Results for ISCAS’89
In Table I, we give general information about the ISCAS’89
circuits. The column “all possible pairs” contains all possible
combinations of pairs of gate outputs, primary inputs and
clock-lines of the flip-flops. The column “number of lines in
LPs” contains the number of lines included in all longest paths
in the circuit. This number shows the size of obtained
by Phase 1. The column “number of candidate pairs” contains
the total number of combinations between lines included in the
longest paths and all other lines in the circuit. In this paper, we
consider all combination pairs of gate outputs, primary inputs
and clock-lines of the flip-flops, because we do not use any
layout information to reduce the number of combinations of
signal-pairs as potential candidate pairs.
Table III shows the experimental results for a timing window
of one unit delay. The columns “no. of target faults (Case 1),”
“no. of target faults (Case 3),” and “no. of target faults (Case 4)”
contain the total number of target crosstalk faults for these cases,
respectively, that are obtained by our method. These numbers
are obtained during Phase 2. The column “target faults (%)”
contains a ratio of the total number of target crosstalk faults for
Cases 1, 3, and 4 to the total number of candidate pairs. The
columns “no. of false faults (Case 1),” “no. of false faults (Case
2),” and “no. of false faults (Case 3)” contain the total number
of false crosstalk faults for these cases that are obtained by the
theory proposed in Section II-B.
The column “run times” contains the CPU times consumed
by the proposed method. The column “improvement of the
method (%)” is defined as (the number of target faults ob-
tained by the proposed method) (the number of pairs that
satisfy the excitation condition between an aggressor line and a
victim line—these pairs are identified by using only the timing
information) 100.
Information from the values in the column “target faults” and
the column “improvement of the method” shows that the method
is useful in reducing the number of target crosstalk faults, while
considering the longest paths information. Information from the
values in the column “run times” shows that the speed of the pro-
posed method is fast and the CPU time of the largest circuit is
a few minutes. In these experiments, we made no effort to op-
timize runtime. We believe that runtime can be further reduced
with optimization of implementing the tool.
As an example, let us consider the s38584 circuit in Tables I
and III. The number of all combination pairs of the gate outputs,
primary inputs and clock-lines of the flip-flops is 429 173 372.
By using Phase 1 we identify 182 lines that are included in the
longest paths of the circuit. The total number of candidate pairs
reduces to 4 056 744. As a result of Phase 2, using the timing
information, 316 185 faults are identified to belong to the list
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TABLE V
COMPARISON OF NUMBER OF TARGET FAULTS FOR VARYING
SIZES OF ALMOST LONGEST PATHS
of the target crosstalk faults in Case 1, 7 faults in Case 3, and
1 451 faults in Case 4. Thus 3 454 127 faults in Case 1 are false
crosstalk faults, 20 717 faults in Case 2, and 264 257 faults in
Case 3 are false crosstalk faults.
By using the proposed method, we identify target crosstalk
faults for the s38584 circuit in 163.9 s. The percentage of target
crosstalk faults for the s38584 circuit is 8% of the total number
of candidate pairs. If we do not consider longest path informa-
tion (i.e., only using the timing information), then 104 393 675
pairs are identified as the target crosstalk faults by Phase 2.
From the value of the improvement of the method in Table III,
the number of target faults obtained by the method while con-
sidering longest path information is about a thousandth of the
number of target faults obtained by the method without consid-
ering longest path information.
We note that the number of target faults for s15850, s35932,
and s38584 circuits, which have very large number of candidate
pairs, reduces substantially by using our method.
We also compare the results of Table III with those of
Table IV to estimate the effect of varying the size of in
the timing window. In addition, we compare the results for
the timing window with of one unit delay against those for
the timing window with of two unit delays to estimate the
effect of varying the size of in the timing window. The target
crosstalk fault set obtained by the timing window with of two
unit delays is about 1.5 times that of the target crosstalk fault
set obtained by the timing window with of one unit delay.
To study the impact of crosstalk-induced delays consisting of
more than one unit delay on the size of the target fault list, we
conducted an experiment by defining an “almost longest path”
to be a path which is shorter than the longest path by a speci-
fied value. Thus, for measuring the impact of an induced delay,
which is of duration units, all we need to do is obtain the initial
in Phase 1 of our method as the set of lines in all paths
that are of length or more (where LP is the length
of the longest path in the circuit). The results of this experi-
ment are summarized in Table V. This table shows the growth
in the number of target faults at different lengths of the almost
longest paths. The column “[LP-1, LP]” contains the number of
the target crosstalk faults that are obtained by this experiment.
In Phase 1, we obtained the set of victim lines included in the
paths having length LP- , where . In Phase 2, we
use the size of timing window to be one unit delay to iden-
tify the target crosstalk fault list. From the results of Table V,
it is evident that even if the length of the almost longest path
is varied the growth in the number of target crosstalk faults in
ISCAS’89 benchmark circuits is not very large. As for the case
of the longest path, for all other cases, too, the total number of
target crosstalk faults is substantially smaller and only a fraction
of all possible line pairs.
B. Experimental Results for ITC’99
Table II gives the same general testing information for the
ITC’99 benchmark circuits as Table I does for the ISCAS’89
benchmark circuits.
Reduction results are shown for ITC benchmark circuits for
a of one unit delay in Table VI. Results are very similar to
those of the ISCAS’89 circuits.
C. Practical Testing and Experimental Runtimes
Finally, we must add that, as also observed by Chen et al. [13]
in their experimental study, the number of crosstalk faults that
can indeed be tested is expected to be small. Chen et al. [13]
in their study of a number of circuits considered only 100 fault
sites as candidates for crosstalk fault test generation. They found
that nearly 70% of these faults could have been discarded using
timing window concept like ours.
Let us comment on the runtime of the proposed method to
the runtimes of the tools using layout information in [10] and
[11]. It is difficult to compare our experimental results to the
experimental results in [10] and [11] fairly, because the tools
in [10] and [11] were applied to only combinational circuits.
Though neither provides the runtime information, we believe
that the runtimes of our method are substantially shorter than
those of the tools in [10] and [11]. We justify this based on
the fact that the tools developed in both were applied only to
small circuits. Also, it is pointed out in [10] that the expected
test-generation runtime can be of the order of 40 s per fault.
This implies that the runtime of their method is expected to be
some order of magnitude higher than our method. Since we do
not need detailed timing and layout information to identify the
target faults, our method is much faster at the expense of some
loss of accuracy. However, a careful choice of delay parameters
will avoid false negatives in identifying false crosstalk faults in
synchronous sequential circuits.
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TABLE VI
ITC CIRCUIT EXPERIMENTAL RESULTS FOR IDENTIFYING TARGET FAULTS ( = 1 UNIT DELAY)
V. CONCLUSION
In this paper, we proposed a method for identifying the list
of crosstalk-induced transition faults that may need to be tested
in synchronous sequential circuits. We also identified the false
crosstalk faults that need not (and/or cannot) be tested in syn-
chronous sequential circuits. Our method, as presented in this
paper, relies on the topological and timing information avail-
able at logic level to identify the pairs of aggressor and victim
lines that may need to be tested. Experimental results for the gate
level implementation of the ISCAS’89 and ITC’99 benchmark
circuits show that the proposed method is very fast in obtaining
the reduced lists of the target crosstalk faults and the lists are
sufficiently smaller than the set of all possible combinations of
faults.
If available, we believe that this method could also incor-
porate layout information, and the multiple aggressor require-
ments. Inclusion of such information should reduce the fault
list even further. The layout information could be incorporated
in Step 3 of Phase 1 of the proposed method (see Section III)
by limiting only those lines to be in the target set, which are in
physical or electrical proximity of each other. The multiple ag-
gressor situation could be included in Phase 2 of the proposed
method (see Section III) by comparing the timing window of a
given victim node with the earliest and the latest transition times
of multiple aggressor lines. However, evaluation of the quality
of this method with layout information remains to be investi-
gated and is beyond the scope of this paper.
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